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Abstract- Conceptually new constant-gm input-stage architecture is presented. It provides near constant net transconductance independent of transistor operating region - strong,
moderate or weak inversion. One possible implementation
of the proposed architecture is discussed in details. Its operation has been experimentally verified. Results from performed measurements are included.

1

Introduction

One way to achieve near rail-to-rail operation of an op-amp
which is t o be used in unity-gain configuration is to employ a complementary input stage. The simplest such stage
consists of an n-channel and pchannel diff-pairs driven in
parallel. This simple input stage however is rarely used because its net transconductance gmTvaries by a factor of two
over the common-mode input range. In mid-supply, where
both pairs operate, the net transconductance is given by:

where gmnoand gmPodenote respectively the nominal transconductance of the n-channel and pchannel differential
pairs. However, when the input common-mode voltage approaches Vsup(ground) the pchannel (n-channel) pair is
not functioning and gmT reduces to gmno (gmPo)respectively. This variation does not allow optimal frequency
compensation of multi-stage op-amps. This effect has been
disscussed extensively elsewhere [2].
In the last several years a few input stage topologies
with reduced gm,-variation have been reported. Those
structures are often referred to as “constant-g, rail-to-rail’’
input stages. Most of these circuits are either “stronginversion” [1],[2],[8]or “weak-inversion” architectures [7],
[9].That is: they can provide near constant net transconductance in strong or weak inversion mode of operation,
but not in both of them.
An interesting input topology was reported in [3]. It
was designed to provide low gm-variation in weak as well
as strong inversion mode of operation. Architectures having such a property are called “universal”. This structure
appears to be the first attempt of a design of a universal input stage.l This structure can be viewed as being
comprised of a pair of constant-gm weak-inversion input
stages connected in parallel2 (see Fig. l ( a ) . When this
topology is operated in weak inversion, its transconductance remains constant over the entire rail-to-rail input

Figure 1: Universal constant-gm consisting of two “weakinversion” architectures connected in parallel.
common-mode range. When it is operated in strong inversion within the corresponding transition region, the region
where the switching between pairs occurs, the transconductance of each stage exhibits an increase of 40% from
its nominal value (see Fig. l(b)). However, since the two
“bumps” do not coincide they cause only a 20% variation
in the total transconductance.
In this paper we describe alternative way of configuring
universal constant-gm input stage. The proposed circuit
was fabricated via MOSIS. Measured results are presented.

2

New Class of Universal ConstantGm Input Stages

As mentioned in the introduction there are many different
CMOS rail-to-rail input stages. They all, however, have a
common feature:

‘Three other universal input stage topologies has been described recently [41, [5], 161.
’Same is the configuration of the structures reported in [5] and [6].
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Their net transconductance as the sum of two (or more)
individual transconductances, each a non-negative
function of the input common-mode voltage.
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2: Proposed constant-gm architecture.
Theoretically, there exists another alternative:
Constant net transconductance formed as a s u m of
positive as well as negative individual transconductances
In this section, we will discuss the implementation and the
properties of rail-to-rail input stages whose operation is
based upon the above-stated general idea.

2.1

’

The Architecture

Fig. 2 shows the conceptual schematic of an input stage,
whose flat transconductance is achieved by combining two
positive (those of the diff. pair stages) transconductances
and a suitably chosen negative transconductance. The negative one is contributed by the additional stage labeled
“augmenting stage.” Clearly, any implementation of this
general architecture would require at least three differential pairs driven in parallel.
To implement the general Fig. 2 topology we first need
t o design a differential stage whose transconductance is
non-zero only in the mid-supply region. Such a circuit is
shown in Fig. 3(a). It utilizes an n-channel and a p-channel
diff. pair. The n-channel pair is the core of the augmenting
stage, while the p-channel one is embedded into the branch
providing the biasing.
The operation of the Fig. 3(a) structure can be explained
as follows. For low common-mode input voltages transistor M7 is biased in saturation. Thus, the presence of the
p-channel pair will not alter the operation of the Mt,-M,
branch and the current conducted by the diode-connected
transistor M4 would be Io. In this region, the operation
of the input stage as well as the variation of its transconductance will be identical to that of an n-channel diff. pair
with,regular (constant) biasing (e.g. Fig 3(b)) and will be
solely determined by the operating region (saturation or
triode) of M3.
In the mid-supply region M7 as well as M3 will be in
saturation. Thus, the tail current will take its nominal Io
value and the transconductance in this region will be almost constant and equal to gm,(Io) (see the equivalent

Figure 3: (a) Schematic of the required augmenting stage.
Equivalent circuits: (b) for near-ground and mid-supply
region; (c) for mid-supply region; (d) for mid-supply and
near-rail region;
Fig. 3(c) circuit).
As the input common-mode voltage approaches the supply rail, due t o the presence of the p-channel diff. pair, M7
will go into the triode region. The current conducted by
this transistor ( I p )is mirrored by the fully operational (in
this region) M3 - M4 current mirror (e.g. Fig. 3(d)) and
provided as a bias current for the n-channel diff. pair. As
I p reduces, so does the transconductance of the n-channel
Pair 9 m d I o ) 2 gmn(Ip) L 0.
The configured constant-gm input stage is shown in Fig. 4.
For proper operation all transistors comprising the augmenting stage should be made identical to the corresponding complementary stage transistors. It is important to
note that the input terminals of the augmenting stage are
interchanged when compared t o those of the complementary stage. Thus, the small-signal currents of the augmenting and complementary stage will be 180’ out of phase,
which is equivalent to a negative gm-contribution from the
augmenting stage.
The individual transconductances as well as the net transconductance of the Fig. 4 input stage for all five distinct
common-mode regions are summarized in Table 1. This
table clearly shows that the input stage can have constant transconductance over the entire common-mode input range provided the n-channel transistors have the same
gm - I relation as that of the p-channel transistors; i.e.,
gm,(I) = g m p ( l )

f o r any value of

I

(2)

Note that the actual gm vs. I relation is not important. This suggests that the developed input stage can potentially provide constant net transconductance independently of the operating mode (strong, moderate or weak
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* all augmenting stage transistors are matched to the corresponding
complementary stage transistors

Figure 4: Schematic of proposed universal constant-gm input stage.
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Table 1: Summary of the transconductances of Fig. 4 circuit for all five distinct common-mode regions.
inversion).
Using the EKV gm expression of a saturated MOS
transistor [ l l ]

n

-

is the slope factor and

IS = 2nPU;, it is easy to show that ( 2 ) requirement will
be satisfied provided:
Pn

= Pp

and

nn = n P

(4)

are satisfied. In practice however neither of those two conditions can perfectly be met. Experimental results (to
be presented next) show that beta and slope-factor mismatches cause a certain gm-variation, but do not alter the
“universal” nature of this topology.

2.2

Experimental Results

The Fig. 4 input stage was fabricated using H P SCN12
(a 1 . 2 ~CMOS process) available via MOSIS. The aspect
ratios of the used transistors were as follows:
M I , M2, MS and MS - 3013.6;
M3, M4, M I Oand Mb2 - 2 x 3013.6;
Ms, M6, M11 and M12 - 2 x 34.812.4;
M7,,M13 and Mbl - 4 x 34.812.4;
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Figure 6 : Measured net transconductance variation of the
Fig. 4 input stage vs. common-mode input voltage

The input stage was connected (externally) to a highswing gain stage and its net transconductances was measured for thirty different points over the common-mode
(0 - 3V) input range. The schematic of the used gain stage
is shown in Fig. 5. This circuit exhibits output resistance
amparable to that of a cascode. Its output swing however
is better than that of commonly used “high-swing’’ architecture. More details about this structure and its principle
of operation can be found in [lo].
To demonstrate the universal nature of this input stages
the net transconductance of Fig. 4 input stage was measured for two different bias currents (40pA and 11pA).
Fig. 6 shows a plot of the variation of its net transconductance expressed as percentage of the nominal transconductance value. Performed calculations, using data provided
for run, showed that the.observed variation is mainly due
to the non identical and common-mode dependent slope
factors (n, and n p )rather than ,&mismatch.
Since the transconductance of an MOS transistor in strong
inversion is proportional to 1 1 6 while in weak inversion is
proportional to l / n , the slightly larger gm-variation in the
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Figure 5: High-swing gain stage used in the input stage
evaluation.
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